NXP Semiconductors /MIMXRT1062 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_39

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_39

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DQS of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8

3 (ALT3): Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3

4 (ALT4): Select mux mode: ALT4 mux port: WDOG1_WDOG_B of instance: wdog1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2

8 (ALT8): Select mux mode: ALT8 mux port: ENET2_MDIO of instance: enet2

9 (ALT9): Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_39

Links

() ()